Abstract -Short-rage wireless communication technology has been widely applied. In the ubiquitous era, applications for connecting things have been expanding. When communication range is shorter than 1/10 of its wave length, the electromagnetic field shows unique characteristics of near field. For instance, inter-chip wireless communication of chips that are stacked in a package is the near-field communication. Wireless TSV employing inductive coupling bares comparison with TSV in performance with much inexpensive cost (Fig. 1 ). Application researches with industry have started after fundamental research in academia. For instance, SSD (Solid-State Drive) in a package can be realized by stacking NAND Flash memories. By changing number of processor chips in stacking according to required performance, one design can cover wide ranges of applications. A high-speed low-power link between a processor and a memory can be implemented. Inductive coupling inter-poser for rewiring coils with offset in position is also investigated. Extension of communication rages to millimeter ranges makes it possible to probe internal bus data through package for debugging and to perform non-contact wafer simultaneous testing. Wireless power delivery by using inductive coupling will further widen the applications. In this paper technology and applications of the wireless CMOS TSV are presented.
Chip performance improves 70% per year by device scaling. In order to fully utilize the performance improvement, signal bandwidth to/from a chip should be improved by 44% annually. Device scaling, however, provides with only 28% increase in the signal bandwidth. Innovations in communication schemes and circuits have kept the 44% improvement, but this approach is facing limitation. Brute-force acceleration of circuits have resulted in rapid increase of power dissipation in I/O [8] . TSV (Through Silicon Via) that can utilize area, not just periphery, is receiving attractions. TSV, however, is expensive and leaves reliable issues in manufacturing. A proposal of replacing TSV with a wireless transceiver, and moving from mechanical to electrical approach was made [8] . Near-field wireless communication is employed.
Regions that are shorter than a distance of wavelength divided by 2πis called near field [13] [14] [15] . In the near field electromagnetic waves receive strong attenuation that is in proportion to power of 3 of the distance. Therefore, when arranging communications channel in high density, there is very little crosstalk [3] . By this feature, inter-chip data link in SiP can be suitably made. Especially, wireless TSV by using inductive coupling is attracting attention.
We have been investigating wireless TSV and presenting research achievements every year in ISSCC since 2004 [1, 4, 6, 12, 20, 24, 25, 26] , in the Symposium on VLSI Circuits [2, 7, 27, 28, 29, 30] , and in SSDM [5, 9, 10, 16, 21] . It bares comparison with TSV in performance. Data rate per coil is 11Gb/s/ch [20] . Energy consumption is 0.14pJ/b [12] , which is two orders of magnitude smaller than that of the conventional high-speed memory links such as DDR. Layout area is small and chip stacking is short. Reliability of communication is as high as wired communications.
By enlarging coil size, communications range extends [8] . Eddy current reduces strength of the inductive coupling when power mesh lines are placed in between coils [19] , but that can be compensated by increasing transmission power [19] . The coil can be placed above SRAM memory cell array without problem [19] . Since inductive coupling provides with AC coupling, chips can be connected even under different DC voltages [8] .
Furthermore, by thinning chip thickness, changes of magnetic field in the inductive-coupling link can be maintained constant, and cost-performance ratio will be improved exponentially [8, 9] .
Wireless TSV reduces cost for manufacturing by more than 20-cents per chip than TSV (Fig. 1) , because wireless TSV is a digital CMOS circuit solution in a standard CMOS technology. Performance, on the other hand, is comparable with TSV. A large coil may be needed for long communication rages, but it can be placed above SRAM cell area to pose negligibly small impact in layout. An ESD protection device is not needed since wireless TSV needs no contact. Power, delay as well as layout area is reduced. AC coupling makes interface design quite simple under multiple/variable power supplies. Thinning chip thickness leads to exponential improvement in performance-cost ratio [8] .
Wireless TSV for SiP applications is now a practical level. 64 chips of NAND Flash memory can be stacked in a package for an SSD (Solid-State Drive) in a package [24] . 4 chips of dynamic reconfigurable processor are stacked [28] . High-speed link between a commercial-level processor and a memory is verified in system level [26, 27] . An inductive-coupling interposer connects chips whose coils are placed non-concentrically [29] .
There are research achievements other than SiP applications. Non-contact wafer testing is possible for cost reduction [25] . Internal bus data can be probed for debugging through a package [23] . Furthermore, power delivery by inductive coupling [16, 17] allows seal-up of a Mask ROM, resulting in 1000 year preservation of digital data [30] .
